Abstract. We propose an approach to automatic verification of realtime systems against scenario-based requirements. A real-time system is modeled as a network of Timed Automata (TA), and a scenario-based requirement is specified as a Live Sequence Chart (LSC). We define a trace-based semantics for a kernel subset of the LSC language. By equivalently translating an LSC chart into an observer TA and then nonintrusively composing this observer with the original system model, the problem of verifying a real-time system against a scenario-based requirement reduces to a classical real-time model checking problem. We show how this is accomplished in the context of the Uppaal model checker.
Introduction
A model checker typically needs two inputs: a model M characterizing the statetransition behaviors of a finite state concurrent system, and a temporal logic formula P specifying the properties of interest. For real-time model checkers such as KRONOS [20] and Uppaal [3] , M might be a network of Timed Automata (TA) [1] , and P might be a formula of the TCTL logic [20] or a fragment of the CTL logic [3] . While the enhanced versions of TA are relatively expressive modeling formalisms, the TCTL or CTL logics appear to be property specification languages of only limited capability, intuitiveness, and convenience: -The atomic propositions can only be state propositions, where messages (events) are not allowed to appear [20, 3] ; -There is no means for specifying non-trivial quantitative timing constraints (e.g., there is no time-bounded temporal operator like 3 [1, 3] ) [3] .
These limitations imply that straightforward characterizations of event synchronizations, causal relations, or scenarios such as "if process B sends message m 1 to process A, and C sends m 2 to D (in any order), then B must send m 3 to C within 1 to 3 time units" as a query in KRONOS and Uppaal are not possible.
Essentially, the query languages of these model checkers describe only intraprocess properties, i.e., whether all states (2) or at least one state (3) along all paths (A) or at least one path (E) of the individual processes or the product process (i.e., the parallelly composed system model) satisfy some particular properties. In contrast, the inter -process properties describe how different processes interact, collaborate and cooperate via message or rendezvous synchronizations.
Live Sequence Chart (LSC) [11] is a visual formalism for scenario-based specification and programming. It extends the classical Message Sequence Charts (MSC) [13] by adding modalities 1 . The LSC language is unambiguous because it has strictly defined semantics, e.g., the executable (operational) semantics [11] and the trace-based semantics [7] .
We envisage LSC as a nice complement to the intra-process property specification language of (real-time) model checkers in general and of Uppaal in particular:
-Intuitiveness. LSC has the necessary language constructs to describe a variety of causality and non-trivial scenarios. As a visual formalism, LSC is more intuitive in capturing scenario-based user requirements than the CTL fragment of Uppaal in its textual form; -Expressiveness. It has been shown that a kernel subset [15] of LSC can be embedded into CTL * , provided that event occurrences can be used as atomic propositions [15] . This indicates that LSC cannot always be encoded as CTL * ; -Counterexample display. LSC provides the possibility of displaying counterexamples also in the requirement specifications.
In this paper we capture a scenario that is to be verified using an LSC chart. We obtain a behavior-equivalent observer TA from this chart by mapping the LSC cuts and discrete advancement steps to TA locations and edges, respectively. We let the observer TA spy on the relevant events of the original system via model instrumentation, semaphore locking, and parallel composition. In this way, the problem of verifying a real-time system against a scenario-based requirement will be reduced to a classical model checking problem in Uppaal.
Related work
To model check real-time systems against complex properties or scenario-based requirements, various approaches have been proposed.
One solution is the observer automata approach [4] , i.e., to construct a number of auxiliary TA to capture the scenario-based requirements, and then parallelly compose them with the original TA models. While this method can be practically useful [16] , there are some limitations: (1) manual constructions of observer TA could be labor-intensive and error-prone. To be composed with the observer TA, the original system model may need to be modified; (2) the observer TA and the original system engage in normal channel synchronizations, thus specifying process interactions only liberally (i.e., no particular sending and receiving process is specified for a message). In our verification framework, automatic construction of observers from LSC charts overcomes both problems.
Another line of research is first to capture the scenario-based requirements using the assume-guarantee style visual formalisms such as Triggered MSC [19] , Template MSCs [10] , or the even richer LSC [11] , and then transform them into directly verifiable formalisms. In particular LSCs can be translated into Timed Büchi Automaton (TBA) [14] , TA [17] , temporal logic [14, 12, 15, 8, 6] , or sequences of LSC elements [18] , and the verification problem can be converted to a classical model checking problem [14] , or solved directly [18] .
In [14] an LSC chart is transformed into a TBA. To specify real-time requirements, timers [2, 13] and timing annotations (or delayed intervals) [2] are added to the LSC charts. To enable the transformation, each location of the LSC chart is equipped with a discrete (integer) clock. Since timers can only express timing constraints within a single chart and within a single process, and delayed intervals can only express the minimal and maximal delays between two consecutive locations, these restrict the expression of timing constraints across processes and across charts. Our LSC charts use TA-like real-valued clock variables. This flavor of timing constraint agrees well with the original system model, and enables smooth translation of timing information into the observer TA, and seamless embedding of the observer TA into the Uppaal verification framework.
An LSC-to-TA translation has been proposed in [17] , which inspires our current translation. Since we use LSC only as a property specification language, and not also as a modeling language [17] , we define a clearer semantics, according to which there is no need to translate one LSC chart into multiple TA as in [17] .
LSCs can also be translated into temporal logic formulas [12, 15, 8, 6] . For the kernel subset of LSC in [15] , it has been shown that existential charts can be expressed using the CTL logic, and universal charts can be expressed using (LTL ∩ CTL) [12, 15] . Similar results are achieved in [8] . However, these methods do not handle explicit time in the charts, and the extraordinary size of the resulting formula limits the scale of the charts that can be translated and verified.
In [18] properties are extracted from LSCs as sequences of LSC elements, and algorithms have been developed to check whether these sequences are respected by the FSM computation graph of the TA model that is exported from Uppaal. However, simultaneous regions (simregions) in LSCs are used only to model broadcast communications, and conditions cannot be a part of simregions. Our notion of simregion uses the " [condition] [message]/[assignment]" pattern, thus enables smooth translation into a TA edge.
Contributions
The contributions of this paper include: (1) we define a kernel subset of the LSC language that is suitable for capturing scenario-based requirements of realtime systems, and define a trace-based semantics; (2) we propose a behaviorequivalent translation of an LSC chart into a TA; (3) we present a method of embedding the translated TA into Uppaal, thus encoding the problem of verifying systems against LSC requirements as a classical model checking problem.
Modeling and specification of real-time systems
In Uppaal, a real-time system is modeled as a network of TA. These TA communicate on shared global variables, or via handshaking on CCS-style synchronization channels. Standard constructs of TA include locations, edges, clock constraints, clock resets, and location invariants. In addition, Uppaal has a number of extensions [3] to the TA formalism such as urgent and committed locations 2 , broadcast channels, data variables, variable constraints and updates, etc. Fig.  1(a)-1(d) give an example of a network of TA. Uppaal uses a fragment of the CTL logic as its property specification language. Atomic propositions can only be state propositions. Properties can be specified using a number of patterns: reachability (E3φ), safety (A2φ, E2φ), and liveness properties (A3φ, φ ϕ). In particular the leads-to or response property φ ϕ is a shorthand for A2(φ ⇒ A3ϕ), meaning that whenever φ is satisfied, then eventually ϕ will be satisfied.
Although a lot of properties can be specified using these patterns, many others still cannot. Consider a user requirement on the TA in Fig. 1 : if we observe that process B sends message m 1 to process C when clock x is no less than 3, then afterwards (and before m 1 can be observed again) we must observe that B sends m 2 to A when x is no less than 2, and C sends m 3 to D (in any order). Clearly, this scenario cannot be specified as a Uppaal CTL formula. However, the above scenario requirement can be easily captured using Live Sequence Charts ( Fig. 1(e) ). For instance, the first block of diagrammatic elements {m 1 , x ≥ 3} means that: when m 1 in the original model is observed, the clock value of x should be no less than 3 at that time. If this is the case, then the monitored execution continues; otherwise, it is a cold violation of the prechart 3 .
From LSC to Uppaal Timed Automata

Live Sequence Chart
We consider the following LSC elements: instance, location, message, clock variable, condition, assignment, and simregion. An LSC chart can have a role, a type, and an activation mode. In this paper we consider the role of system property specification, i.e., a monitored chart will just "listen to" the messages and read the clock variables in the original system models, but never emit messages or reset those clocks. We consider the universal type charts. Furthermore, we consider the invariant activation mode, i.e., the chart will be activated whenever a minimal event (i.e., an event that is minimal in the partial order induced by the chart) is matched, regardless of the state of the main chart.
Each LSC chart L describes a particular interaction scenario of a set I of processes (or instances, or agents). Along each instance line i ∈ I there are a finite set of "positions" pos(i) = {0, 1, . . . , p max i }, which denote the possible points of communication and
Let Σ be the alphabet of messages (a.k.a. "channels" in Uppaal). A message m = ( i, p , σ, i , p ) ∈ L×Σ ×L corresponds to instance i, while in position p, sending σ to instance i at position p . The (finite) set of all messages appearing in L are denoted as M . We call σ the message label. We say that i and i are the source (src) and destination (dest) instances, respectively. Messages are assumed to be instantaneous (thus we use the terms message and event interchangeably). Furthermore, messages are assumed to be of hot temperature, i.e., they never get lost during transmission. This paper does not consider concurrent messages, thus each location can be the end point of at most one message in the chart.
Let the finite sets of real-valued clock variables (ranging over R ≥0 ) of L and of the original system model S be C L and C S , respectively. The set of readable clock variables in L will be C = C L ∪ C S . Since L is a monitored chart, only clocks in C L can be reset in the chart.
A clock constraint is of the form x n or x − y n where x, y ∈ C, n ∈ Z, and ∈ {<, ≤, =, ≥, >}. A condition is a finite conjunction of clock constraints. The set of conditions are denoted G. Conditions may be either hot or cold.
A clock reset is of the form x := 0 where x ∈ C L . An assignment a is a finite set of clock resets. For simplicity it is denoted as a set a of clocks to be reset. The set of all assignments is A = 2 CL . When there is a message m sent from one instance i 1 to another instance i 2 , the message anchoring point on i 1 or i 2 could be associated with a condition g and/or an assignment a. The condition g is a predicate which is evaluated immediately after the message has been observed, and the assignment is a reset of the clocks in a providing that g evaluates to true. The message, condition and assignment can be collectively viewed as an atomic step of LSC execution, i.e., they take place at the same time, hence the notion of simultaneous region (simregion), which is inspired by [14] . 
Definition 1 (simregion). A simregion s is a set of LSC message, condition, and assignment, s ⊆ (M ∪ G ∪ A), which satisfy the following requirements:
We write a simregion as s = {m, g, a}, where m, g, and a represent the message, condition, and assignment, respectively. The set of all simregions is denoted S ⊆ 2 (M∪G∪A) . A message spans across two instance lines. A condition spans across one or more instance lines. In a simregion, the message, condition and assignment (if any) have exactly one common anchoring point. If a simregion s has a message, then the condition and/or assignment (if any) of s anchor either at the message head, or at the message tail. If a simregion s has no message, then s consists of a condition test, or an assignment, or both of them combined and anchored together (possibly across multiple instance lines). In this case, s is called a nonmessage simregion. For such a simregion, we adopt the As-Soon-As-Possible (ASAP) semantics for its firing, i.e., the condition test (if any) will be evaluated immediately after the previous simregion. 
Trace-based semantics
We define λ : L → S ∪ {nil} as a labeling function. For location l ∈ L, if λ(l) ∈ S, then there is a simregion anchoring at l; if λ(l) = nil, then l represents an entry/exit point of the prechart(P ch)/main chart(M ch).
Locations of an LSC chart are partially ordered. The partial order relation ⊆ L × L is determined by the following rules:
-Along each instance line, if location l 1 is above l 2 , then l 1 l 2 ; -All locations in the same simregion have the same order,
Definition 2 (cut). A cut is a downward-closed set of locations that span across all the instance lines. Downward-closure means that if a location l is included in cut c, so are all of its preordered locations
to map a simregion s ∈ S to a set loc(s) of locations that it anchors, and to map a cut c ∈ 2 L to its frontier loc(c), which is a set of locations that constitute the downward border line progressed so far.
Let c ⊆ L be a cut, and s ∈ S be a simregion that follows c immediately. A cut c is an s-successor of c, denoted c s → c , if c is achieved by adding the set of locations that s anchors into c, or formally, c
A cut c is minimal (denoted ) if each location in c is a top location of some instance line, and c is maximal (denoted ⊥) if the bottom locations of all instance lines are included in c. A minimal or maximal cut represents a compulsory synchronization for all involved instances. Thus the partial order relation on L is extended as follows:
-All locations in the same minimal or maximal cut have the same order, ∀c ∈ {P ch. , P ch.
Specifically, we view the maximal cut of the prechart and the minimal cut of the main chart as the same cut, i.e., P ch.⊥ = M ch. .
If cut c has c = M ch.⊥ as its s-successor, then we override c as P ch. (if any) or M ch. , which represents the situation where a universal chart goes back to its initial state upon the successful completion of a round of monitoring.
We assume that all cuts have the hot temperature. For instance in Fig. 1(e 
Definition 3 (configuration). A configuration of an LSC chart is a tuple (c, v), where c is a cut, and v maps each clock variable to a non-negative real
A configuration at the minimal cut with all clocks assigned their initial values (e.g., 0's) is called the initial configuration.
An assignment a ∈ A can be viewed as a transformer for function v, thus a(v) represents the new valuation after the assignment.
A configuration can be viewed as the "state" of an LSC chart. A universal chart starts from the initial configuration, advances from one configuration to a next one, until hot violation occurs, or until the chart arrives at the maximal cut and then starts all over again (i.e., to begin a next round execution).
There are three kinds of valid advancement steps between two configurations: -Synchronization step. Given a chart configuration (c, v), and a simregion s which has a message m, and optionally a condition g, and/or an assignment a. There is a synchronization step (c, v) 
Definition 4 (run). A run of a universal LSC chart is a sequence of configurations
The transition relation → as mentioned above each time consumes only a single letter u ∈ (M ∪ {τ } ∪ R ≥0 ). We extend it to → * such that it consumes a (finite or infinite) word
Let Π be the alphabet of all possible advancement steps in the original system model, which subsumes (M ∪ {τ } ∪ R ≥0 ) and can in addition include other messages not ever appeared in M .
Definition 5 (satisfaction of a prechart/main chart). A finite timed trace γ ∈ Π * satisfies an LSC prechart or main chart C if its projection γ| (M∪{τ }∪R ≥0 ) has a prefix μ which is the accepted word of a run that starts from the initial configuration and ends in a maximal cut configuration of
If a universal chart L has no prechart P ch, then it is treated as being satisfied by an empty word.
We define to denote that a finite trace γ ∈ Π * satisfies chart C exactly:
. We define to denote that chart C is satisfied by the prefix of a trace 
For a network S of timed automata, we use S |= L to denote that the timed traces (language) of S satisfy LSC L.
LSC to TA translation
For each LSC chart L, we construct a Uppaal TA O L . The basic idea is that for each cut of the LSC, we assign a TA location in Uppaal; for each discrete advancement step (i.e., a simregion) that connects two consecutive cuts, we assign a TA edge. The translation is conducted incrementally based on the partial order relation .
Determining the partial order on LSC simregions
By analyzing the graphical layout of the LSC chart, the partial order on the set L of locations is determined according to the rules given in Section 3.2.
Since an advancement of a cut is caused by stepping over a simregion, the partial order on L can thus be lifted to on 
For instance in Fig. 1(e) , the partial order among the three simregions s 1 (middle), s 2 (left), and s 3 (right) is: s 1 s 2 , and s 1 s 3 .
Translating LSC cut into TA location
The initial cut of an LSC chart is the minimal cut of the prechart (if any) or of the main chart (otherwise). While respecting , the cut advances towards M ch.⊥ by stepping over simregions. Each time a simregion is stepped over, a new cut is reached.
If we view all the instances of an LSC chart collectively as a whole system, then a cut can be viewed as a "location" of the TA of this whole system. For the minimal cut of the prechart (if any) and the minimal and maximal cuts of the main chart, we assign the TA locations l pmin , l min , and l max , respectively. Note that l max is a committed location, which will be connected to l pmin (if any) or l min via an edge of internal action transition, meaning that a next round of monitoring will begin immediately. The l pmin , l min , and l max locations are three mandatory synchronization points for all the instances in the chart.
Time can elapse while staying in an LSC cut just like in a TA location. Specifically, a cut that is followed by a non-message simregion corresponds to a committed TA location. In that cut time is frozen and cannot elapse.
Since there are only finitely many instances and finitely many simregions in an LSC chart, the number of cuts will also be finitely many.
Translating LSC simregion into TA edge
If s is a message-simregion, then we map the message, condition (if any) and assignment (if any) of s into one edge of the TA. See Fig. 2(a)-2(b) . Due to the restriction of Uppaal that broadcast channels cannot be guarded by timing constraints, in the TA of Fig. 2(b) , m 1 cannot be simply treated as a broadcast channel. Instead, some spying techniques will be adopted such that the translated TA will be notified of each message synchronization in the original system immediately after its occurrence (cf. Section 4.1).
In an LSC chart, a message m is sent from one particular instance to another one (e.g., from A to B). To preserve this sender/receiver information in the translated TA, the TA edge will be further guarded by the predicate A → B (shorthand for "src = A && dest = B"). See Fig. 2(b) .
If s is a non-message simregion, then the ASAP semantics is adopted. To enforce the ASAP semantics, the source location of the translated TA edge will be marked as a committed location. See Fig. 2(c)-2(d) for an example.
Incremental construction of the TA
The LSC to TA translation is carried out incrementally. Assume that a TA location l has already been created for the current LSC cut (see Fig. 3(b) , location l, and Fig. 3(a) , cut {s 1 }). Following that cut there could be a number of simregions that can be stepped over. Each of them should correspond to an outgoing edge from TA location l. Without loss of generality, we assume that there are two such immediately following simregions s 2 and s 3 .
If s 2 and s 3 are both message-simregions ( Fig. 3(a) ), then the two new TA edges will be concatenated to location l. Let the two new edges be (l 1 , l 2 ) and (l 3 , l 4 ), respectively. Then l 1 and l 3 will be superposed on l. See Fig. 3(b) . Fig. 3(a) s 2 is replaced by a non-message simregion, then according to the ASAP semantics, the edge (l 1 , l 2 ) will be executed immediately, and edge (l 3 , l 4 ) will follow, but cannot be the other way around. When concatenating these two edges to the TA, we mark l 1 as a committed location, and superpose it on l. There is only one possible interleaving where edge (l 3 , l 4 ) follows (l 1 , l 2 ). See Fig. 3(c) .
If in
If in Fig. 3(a) s 2 and s 3 are both non-message simregions, then according to the ASAP semantics, both (l 1 , l 2 ) and (l 3 , l 4 ) will be executed immediately, therefore the executions will be interleaved. See Fig. 3(d) .
Implicitly allowed behavior
In addition to the explicitly specified behaviors in the chart, there are also implicitly allowed behaviors that are due to: (1) unconstrained events, (2) cold violations, and (3) prechart pre-matching.
Let Chan be the set of channels of S, and Chan ⊆ Chan be the set of channels of L. Clearly, channels in (Chan\Chan ) are not constrained by L. For each message m whose label belongs to (Chan\Chan ), we add an m?-labeled self-loop edge to each non-committed location l of the translated TA O L . For readability they are not shown in Fig. 4 .
According to the LSC semantics, cold violations of prechart or main chart are not failures. Instead, they just bring the chart back to the minimal cut. To model this, for a cut c and each following simregion s that has a cold condition g, we add edges from the corresponding TA location l to l pmin (if P ch exists) or l min (otherwise) to correspond to the ¬g conditions (of DNF form). Similarly, given a cut c in the prechart, for each message m that occurs in L but does not follow c immediately, we also add an m?-labeled edge (l, l pmin ). See Fig. 4 . According to the LSC semantics, under invariant mode the prechart will be continuously monitored. Thus for instance in Fig. 4(a) , the sequence m 1 · m 1 · m 2 will match the prechart. To enforce this semantics, for each message m that appear in the chart, we add an m?-labeled self loop to location l pmin .
Undesired behavior
The construction of the TA so far considers only the legal (or admissible) behaviors. When the current configuration (c, v) is in the main chart, if an observed message m is not enabled at cut c, or the hot condition of the simregion that immediately follows c evaluates to false under v, then there will be a hot violation. In this case, we add a dead-end (sink) location Err in the TA, and for each such violation we add an edge to Err.
Complexity
Let the number of simregions appearing in L be n. In the worst case, the number of locations in the translated TA O L is 2 n + 1. This happens when L consists of only the prechart or the main chart, and the messages in L are totally unordered.
The number of outgoing edges from a location l of O L depends on: (1) the number of unconstrained events, ue; (2) the number of the following simregions in the corresponding cut c of L, f s; (3) the length of the condition (in case the condition evaluates to false), lc; and (4) the number of messages that cause violations of the chart, cv. Therefore, the number of outgoing edges from a TA location is at the level O(ue + f s + lc + cv).
Equivalence of LSC and TA
Since all the clocks in the original system model S are also visible to the LSC chart L, we extend the configuration of
If in the translated O L we ignore the undesired and implicitly allowed behaviors, i.e., we ignore the edges that correspond to hot violations, unconstrained events, cold violations, and prechart pre-matching, then we have:
Proofs of the lemmas and theorems can be found at the authors' webpages. The prechart pre-matching mechanism does introduce undesired extra behaviors and non-determinacy. For instance in Fig. 4 
Embedding into Uppaal
Synchronizing with the original system
When composing O L with S, we want O L to "observe" S in a timely and nonintrusive manner. To this end, for each channel ch ∈ Chan, we make the following modifications:
(1) In S (e.g., Fig. 5(a)-5(b) ), for each edge (l 1 , l 2 ) that is labeled with ch!, we add a committed location l 1 and a cho!-labeled edge in between edge (l 1 , l 2 ) and location l 2 . Here cho is a dedicated fresh channel which aims to notify O L of the occurrence of the ch-synchronization in S. The location invariant (if any) of l 2 will be copied on to l 1 . Furthermore, we use a global boolean flag variable (or a binary semaphore) mayFire to further guard the ch-synchronization. This semaphore is initialized to true at system start. It is cleared immediately after the ch-synchronization in S is taken, and it is set again immediately after the cho-synchronization is taken. See Fig If L has non-message simregions, then O L has committed locations. If in a certain state both O L and some TA in S are in committed locations (e.g., l m+1 in Fig. 6 (c), l 2 in Fig. 6(a) ), there will be a racing condition. But according to the ASAP semantics of L, the (internal action) edge in O L has higher priority. To this end, for each edge
is a committed location, then we add "N xtCmt := true" to the assignment of the edge, otherwise we add "N xtCmt := false". Here the global boolean flag variable (or semaphore) N xtCmt denotes whether the observer TA will be in a committed location. This semaphore is initialized to false at system start. See Fig. 6(d) . Accordingly, for each ch-labeled edge (l i , l i+1 ) in S where ch ∈ Chan and l i is a committed location, we add "N xtCmt == false" to the condition of the edge, see Fig. 6 (b). Our method of composing the observer TA O L with the original model S is similar to that of [9] . While their method works only when the target state of a communication action is not a committed location in the original model, in our method, due to the first locking mechanism (using mayFire), we have no restrictions on whether a location in S is a normal, urgent or committed one. Broadcast channels can be handled the same way as binary synchronization channels in our method. Furthermore, due to the second locking mechanism (using NxtCmt ), we guarantee the enforcement of the ASAP semantics in O L .
Since our method involves only syntactic scanning and manipulations, the method is not expensive. For each ch ∈ Chan, we need to introduce a dedicated fresh channel cho. For each occurrence of the emitting edge ch!, we need to introduce a fresh committed location in S. Moreover, we need two global boolean flag variables (mayFire, NxtCmt ) as the semaphores.
Verification problem
After the modifications, the original system model S becomes S , and the observer TA O L for chart L becomes O L . Let the minimal and maximal cuts of the main chart of L correspond to locations l min and l max of O L , respectively. Recall that the Uppaal "leads-to" property (φ ϕ) stands for A2(φ ⇒ A3 ϕ), where φ, ϕ are state formulas.
Lemma 2. If O L has no committed location, and all ch
In a more general form, we have:
Theorem 2 indicates that the problem of checking whether a system model S satisfies an LSC requirement L can be equivalently transformed into a classical model checking problem ("φ leads-to ϕ") in Uppaal.
An example
We put things together by using the example in Fig. 1 . The original system S consists of timed automata A, B, C, and D, having channels m 1 , m 2 , m 3 , m 4 , and clock variable x. The scenario-based requirement L is given in Fig. 1(e) .
After modifying S and the translated observer TA O L , we get the newly composed network of TA (S ||O L ), see Fig. 7 and Fig. 8 .
For this newly composed model, we check in Uppaal the property (l min l max ), and it turns out to be satisfied. This indicates that S does satisfy the requirements that are specified in L.
If in L the condition of m 2 is changed from x ≥ 2 to e.g. x ≥ 4, then the property will not be satisfied. There will be a counterexample, e.g., when O L has to synchronize on the channel m2o in location L2 of Fig. 8 , but the value of clock x falls in [3, 4) , then it gets stuck there. 
Conclusions
This paper deals with the verification of real-time systems against scenario-based requirements by using model transformation and event spying techniques. Since both the LSC to TA translation and the non-intrusive composing method are automatic steps, our approach can be fully automated. Based on previous work [17] , the translation algorithms in this paper have been implemented as a prototype LSC-to-TA translator, which has been integrated into the Uppaal GUI and verification server. Experiments with some non-trivial examples showed the effectiveness of this method and tool.
Future work includes: (1) empirical evaluations for studying the applicability and scalability of this approach; (2) to support the translations of more chart elements such as subchart, if-then-else structure, loop, forbidden and ignored event, co-region, symbolic instances, and other chart modes; (3) to consider multiple charts for system modeling as well as for property specification; (4) to specify interaction scenarios for timed game solving and controller synthesis. Fig. 1(e) .
